b86dba8a0e
Commite1af20f18achanged the shader_info from being embedded into being just a pointer. The idea was that sharing the shader_info between NIR and GLSL would be easier if it were a pointer pointing to the same shader_info struct. This, however, has caused a few problems: 1) There are many things which generate NIR without GLSL. This means we have to support both NIR shaders which come from GLSL and ones that don't and need to have an info elsewhere. 2) The solution to (1) raises all sorts of ownership issues which have to be resolved with ralloc_parent checks. 3) Ever since00620782c9, we've been using nir_gather_info to fill out the final shader_info. Thanks to cloning and the above ownership issues, the nir_shader::info may not point back to the gl_shader anymore and so we have to do a copy of the shader_info from NIR back to GLSL anyway. All of these issues go away if we just embed the shader_info in the nir_shader. There's a little downside of having to copy it back after calling nir_gather_info but, as explained above, we have to do that anyway. Acked-by: Timothy Arceri <tarceri@itsqueeze.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
169 lines
4.6 KiB
C++
169 lines
4.6 KiB
C++
/*
|
|
Copyright (C) Intel Corp. 2006. All Rights Reserved.
|
|
Intel funded Tungsten Graphics to
|
|
develop this 3D driver.
|
|
|
|
Permission is hereby granted, free of charge, to any person obtaining
|
|
a copy of this software and associated documentation files (the
|
|
"Software"), to deal in the Software without restriction, including
|
|
without limitation the rights to use, copy, modify, merge, publish,
|
|
distribute, sublicense, and/or sell copies of the Software, and to
|
|
permit persons to whom the Software is furnished to do so, subject to
|
|
the following conditions:
|
|
|
|
The above copyright notice and this permission notice (including the
|
|
next paragraph) shall be included in all copies or substantial
|
|
portions of the Software.
|
|
|
|
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
|
|
IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
|
|
LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
|
|
OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
|
|
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
**********************************************************************/
|
|
/*
|
|
* Authors:
|
|
* Keith Whitwell <keithw@vmware.com>
|
|
*/
|
|
|
|
|
|
#include "brw_fs.h"
|
|
|
|
|
|
#undef P /* prompted depth */
|
|
#undef C /* computed */
|
|
#undef N /* non-promoted? */
|
|
|
|
#define P 0
|
|
#define C 1
|
|
#define N 2
|
|
|
|
static const struct {
|
|
GLuint mode:2;
|
|
GLuint sd_present:1;
|
|
GLuint sd_to_rt:1;
|
|
GLuint dd_present:1;
|
|
GLuint ds_present:1;
|
|
} wm_iz_table[BRW_WM_IZ_BIT_MAX] =
|
|
{
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 0 },
|
|
{ N, 0, 1, 0, 0 },
|
|
{ N, 0, 1, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 0 },
|
|
{ N, 0, 1, 0, 0 },
|
|
{ N, 0, 1, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ C, 0, 1, 1, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 1 },
|
|
{ N, 0, 1, 0, 1 },
|
|
{ N, 0, 1, 0, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ N, 1, 1, 0, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 0, 0, 0, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 0, 1, 0, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 1, 1, 0, 1 },
|
|
{ C, 0, 1, 0, 1 },
|
|
{ C, 0, 1, 0, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 1, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ P, 0, 0, 0, 0 },
|
|
{ C, 1, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 },
|
|
{ C, 0, 1, 1, 1 }
|
|
};
|
|
|
|
/**
|
|
* \param line_aa BRW_WM_AA_NEVER, BRW_WM_AA_ALWAYS or BRW_WM_AA_SOMETIMES
|
|
* \param lookup bitmask of BRW_WM_IZ_* flags
|
|
*/
|
|
void fs_visitor::setup_fs_payload_gen4()
|
|
{
|
|
assert(stage == MESA_SHADER_FRAGMENT);
|
|
struct brw_wm_prog_data *prog_data = brw_wm_prog_data(this->prog_data);
|
|
brw_wm_prog_key *key = (brw_wm_prog_key*) this->key;
|
|
GLuint reg = 2;
|
|
bool kill_stats_promoted_workaround = false;
|
|
int lookup = key->iz_lookup;
|
|
|
|
assert(lookup < BRW_WM_IZ_BIT_MAX);
|
|
|
|
/* Crazy workaround in the windowizer, which we need to track in
|
|
* our register allocation and render target writes. See the "If
|
|
* statistics are enabled..." paragraph of 11.5.3.2: Early Depth
|
|
* Test Cases [Pre-DevGT] of the 3D Pipeline - Windower B-Spec.
|
|
*/
|
|
if (key->stats_wm &&
|
|
(lookup & BRW_WM_IZ_PS_KILL_ALPHATEST_BIT) &&
|
|
wm_iz_table[lookup].mode == P) {
|
|
kill_stats_promoted_workaround = true;
|
|
}
|
|
|
|
prog_data->uses_src_depth =
|
|
(nir->info.inputs_read & (1 << VARYING_SLOT_POS)) != 0;
|
|
if (wm_iz_table[lookup].sd_present || prog_data->uses_src_depth ||
|
|
kill_stats_promoted_workaround) {
|
|
payload.source_depth_reg = reg;
|
|
reg += 2;
|
|
}
|
|
|
|
if (wm_iz_table[lookup].sd_to_rt || kill_stats_promoted_workaround)
|
|
source_depth_to_render_target = true;
|
|
|
|
if (wm_iz_table[lookup].ds_present || key->line_aa != BRW_WM_AA_NEVER) {
|
|
payload.aa_dest_stencil_reg = reg;
|
|
runtime_check_aads_emit =
|
|
!wm_iz_table[lookup].ds_present && key->line_aa == BRW_WM_AA_SOMETIMES;
|
|
reg++;
|
|
}
|
|
|
|
if (wm_iz_table[lookup].dd_present) {
|
|
payload.dest_depth_reg = reg;
|
|
reg+=2;
|
|
}
|
|
|
|
payload.num_regs = reg;
|
|
}
|