OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/ir: Lower fpow on Gen12.

Browse Source 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Francisco Jerez <currojerez@riseup.net>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
This commit is contained in:
Jordan Justen
2017-12-12 19:01:44 -08:00
committed by Francisco Jerez
parent cb6db5bfb3
commit f9ec4ac5a1
1 changed files with 1 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/intel/compiler/brw_compiler.c
View File

@@ -186,6 +186,7 @@ brw_compiler_create(void *mem_ctx, const struct gen_device_info *devinfo)
*/ */
nir_options->lower_ffma = devinfo->gen < 6; nir_options->lower_ffma = devinfo->gen < 6;
nir_options->lower_flrp32 = devinfo->gen < 6 || devinfo->gen >= 11; nir_options->lower_flrp32 = devinfo->gen < 6 || devinfo->gen >= 11;
nir_options->lower_fpow = devinfo->gen >= 12;
nir_options->lower_rotate = devinfo->gen < 11; nir_options->lower_rotate = devinfo->gen < 11;
nir_options->lower_bitfield_reverse = devinfo->gen < 7; nir_options->lower_bitfield_reverse = devinfo->gen < 7;