OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

panfrost/midgard: Factorize f2f and u2u handling

Browse Source 
Those size conversion operations work the same way apart from f2f
using an fmov op code and u2u using an imov. Let's handle them in the
same case block to avoid code duplication.

Signed-off-by: Boris Brezillon <boris.brezillon@collabora.com>
Reviewed-by: Alyssa Rosenzweig <alyssa.rosenzweig@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/merge_requests/3478>
This commit is contained in:
Boris Brezillon
2020-01-20 16:03:52 +01:00
committed by Marge Bot
parent 6548d01b3d
commit f53a0799c7
1 changed files with 7 additions and 20 deletions
Download Patch File Download Diff File Expand all files Collapse all files

27
src/panfrost/midgard/midgard_compile.c
View File

@@ -849,8 +849,13 @@ emit_alu(compiler_context *ctx, nir_alu_instr *instr)
case nir_op_u2u8: case nir_op_u2u8:
case nir_op_u2u16: case nir_op_u2u16:
case nir_op_u2u32: case nir_op_u2u32:
case nir_op_u2u64: { case nir_op_u2u64:
op = midgard_alu_op_imov; case nir_op_f2f16:
case nir_op_f2f32: {
if (instr->op == nir_op_f2f16 || instr->op == nir_op_f2f32)
op = midgard_alu_op_fmov;
else
op = midgard_alu_op_imov;
if (dst_bitsize == (src_bitsize * 2)) { if (dst_bitsize == (src_bitsize * 2)) {
/* Converting up */ /* Converting up */
@@ -866,24 +871,6 @@ emit_alu(compiler_context *ctx, nir_alu_instr *instr)
break; break;
} }
case nir_op_f2f16: {
assert(src_bitsize == 32);
op = midgard_alu_op_fmov;
dest_override = midgard_dest_override_lower;
break;
}
case nir_op_f2f32: {
assert(src_bitsize == 16);
op = midgard_alu_op_fmov;
half_2 = true;
reg_mode++;
break;
}
/* For greater-or-equal, we lower to less-or-equal and flip the /* For greater-or-equal, we lower to less-or-equal and flip the
* arguments */ * arguments */