OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radeon/vcn: Enable the AV1 decode p010 mode

Browse Source 
It will still support 8 bits dithering mode decode.

Signed-off-by: Leo Liu <leo.liu@amd.com>
Reviewed-by: Boyuan Zhang <Boyuan.Zhang@amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/12307>
This commit is contained in:
Leo Liu
2021-08-07 17:07:36 -04:00
parent 2ea47f258d
commit ef0bfe2459
1 changed files with 8 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
src/gallium/drivers/radeon/radeon_vcn_dec.c
View File

@@ -853,14 +853,14 @@ static rvcn_dec_message_av1_t get_av1_msg(struct radeon_decoder *dec,
}
}
result.p010_mode = 0;
result.msb_mode = 0;
if (!pic->picture_parameter.bit_depth_idx) {
result.luma_10to8 = 0;
result.chroma_10to8 = 0;
} else {
result.luma_10to8 = 1;
result.chroma_10to8 = 1;
if (pic->picture_parameter.bit_depth_idx) {
if (target->buffer_format == PIPE_FORMAT_P010 || target->buffer_format == PIPE_FORMAT_P016) {
result.p010_mode = 1;
result.msb_mode = 1;
} else {
result.luma_10to8 = 1;
result.chroma_10to8 = 1;
}
}
result.preskip_segid = 0;