radv: only emit PGM_LO for the vertex prolog
Shaders are allocated in the 32-bit address space. Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13551>
This commit is contained in:

committed by
Marge Bot

parent
824ce4ef40
commit
e04101c34e
@@ -310,6 +310,9 @@ si_emit_graphics(struct radv_device *device, struct radeon_cmdbuf *cs)
|
||||
S_00B324_MEM_BASE(device->physical_device->rad_info.address32_hi >> 8));
|
||||
}
|
||||
|
||||
radeon_set_sh_reg(cs, R_00B124_SPI_SHADER_PGM_HI_VS,
|
||||
S_00B124_MEM_BASE(device->physical_device->rad_info.address32_hi >> 8));
|
||||
|
||||
unsigned cu_mask_ps = 0xffffffff;
|
||||
|
||||
/* It's wasteful to enable all CUs for PS if shader arrays have a
|
||||
|
Reference in New Issue
Block a user