OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/dev: Add device info for ADL-S

Browse Source 
Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/7322>
This commit is contained in:
Jordan Justen
2020-04-07 18:10:22 -07:00
committed by Marge Bot
parent 26e53e3afa
commit d399c3e861
2 changed files with 20 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

11
include/pci_ids/iris_pci_ids.h
View File

@@ -4,6 +4,17 @@ CHIPSET(0x4c8c, rkl_gt05, "RKL GT0.5", "Intel(R) Graphics")
CHIPSET(0x4c90, rkl_gt1, "RKL GT1", "Intel(R) Graphics") CHIPSET(0x4c90, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
CHIPSET(0x4c9a, rkl_gt1, "RKL GT1", "Intel(R) Graphics") CHIPSET(0x4c9a, rkl_gt1, "RKL GT1", "Intel(R) Graphics")
CHIPSET(0x4680, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4681, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4682, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4683, adl_gt05, "ADL-S GT0.5", "Intel(R) Graphics")
CHIPSET(0x4690, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4691, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4692, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4693, adl_gt05, "ADL-S GT0.5", "Intel(R) Graphics")
CHIPSET(0x4698, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x4699, adl_gt1, "ADL-S GT1", "Intel(R) Graphics")
CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics") CHIPSET(0x9A40, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics") CHIPSET(0x9A49, tgl_gt2, "TGL GT2", "Intel(R) Xe Graphics")
CHIPSET(0x9A59, tgl_gt2, "TGL GT2", "Intel(R) Graphics") CHIPSET(0x9A59, tgl_gt2, "TGL GT2", "Intel(R) Graphics")

9
src/intel/dev/gen_device_info.c
View File

@@ -63,6 +63,7 @@ static const struct {
{ "tgl", 0x9a49 }, { "tgl", 0x9a49 },
{ "rkl", 0x4c8a }, { "rkl", 0x4c8a },
{ "dg1", 0x4905 }, { "dg1", 0x4905 },
{ "adl", 0x4680 },
}; };
/** /**
@@ -959,6 +960,14 @@ static const struct gen_device_info gen_device_info_rkl_gt1 = {
GEN12_GT_FEATURES(1), GEN12_GT_FEATURES(1),
}; };
static const struct gen_device_info gen_device_info_adl_gt05 = {
GEN12_GT05_FEATURES,
};
static const struct gen_device_info gen_device_info_adl_gt1 = {
GEN12_GT_FEATURES(1),
};
#define GEN12_DG1_FEATURES \ #define GEN12_DG1_FEATURES \
GEN12_GT_FEATURES(2), \ GEN12_GT_FEATURES(2), \
.is_dg1 = true, \ .is_dg1 = true, \