nak: IMul and IMad are variable latency pre-Volta
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/30381>
This commit is contained in:

committed by
Marge Bot

parent
2bc82b7147
commit
c29980b218
@@ -6318,7 +6318,7 @@ impl Instr {
|
|||||||
self.op.is_uniform()
|
self.op.is_uniform()
|
||||||
}
|
}
|
||||||
|
|
||||||
pub fn has_fixed_latency(&self, _sm: u8) -> bool {
|
pub fn has_fixed_latency(&self, sm: u8) -> bool {
|
||||||
match &self.op {
|
match &self.op {
|
||||||
// Float ALU
|
// Float ALU
|
||||||
Op::FAdd(_)
|
Op::FAdd(_)
|
||||||
@@ -6347,6 +6347,7 @@ impl Instr {
|
|||||||
|
|
||||||
// Integer ALU
|
// Integer ALU
|
||||||
Op::BRev(_) | Op::Flo(_) | Op::PopC(_) => false,
|
Op::BRev(_) | Op::Flo(_) | Op::PopC(_) => false,
|
||||||
|
Op::IMad(_) | Op::IMul(_) => sm >= 70,
|
||||||
Op::BMsk(_)
|
Op::BMsk(_)
|
||||||
| Op::IAbs(_)
|
| Op::IAbs(_)
|
||||||
| Op::IAdd2(_)
|
| Op::IAdd2(_)
|
||||||
@@ -6354,9 +6355,7 @@ impl Instr {
|
|||||||
| Op::IAdd3(_)
|
| Op::IAdd3(_)
|
||||||
| Op::IAdd3X(_)
|
| Op::IAdd3X(_)
|
||||||
| Op::IDp4(_)
|
| Op::IDp4(_)
|
||||||
| Op::IMad(_)
|
|
||||||
| Op::IMad64(_)
|
| Op::IMad64(_)
|
||||||
| Op::IMul(_)
|
|
||||||
| Op::IMnMx(_)
|
| Op::IMnMx(_)
|
||||||
| Op::ISetP(_)
|
| Op::ISetP(_)
|
||||||
| Op::Lop2(_)
|
| Op::Lop2(_)
|
||||||
|
Reference in New Issue
Block a user