anv/cnl: Don't set FloatBlendOptimizationEnable{Mask}
This field is remove from CACHE_MODE_1 register in gen10. Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com> Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
This commit is contained in:
@@ -55,10 +55,13 @@ genX(init_device_state)(struct anv_device *device)
|
|||||||
#if GEN_GEN >= 9
|
#if GEN_GEN >= 9
|
||||||
uint32_t cache_mode_1;
|
uint32_t cache_mode_1;
|
||||||
anv_pack_struct(&cache_mode_1, GENX(CACHE_MODE_1),
|
anv_pack_struct(&cache_mode_1, GENX(CACHE_MODE_1),
|
||||||
.PartialResolveDisableInVC = true,
|
#if GEN_GEN == 9
|
||||||
.PartialResolveDisableInVCMask = true,
|
|
||||||
.FloatBlendOptimizationEnable = true,
|
.FloatBlendOptimizationEnable = true,
|
||||||
.FloatBlendOptimizationEnableMask = true);
|
.FloatBlendOptimizationEnableMask = true,
|
||||||
|
#endif
|
||||||
|
.PartialResolveDisableInVC = true,
|
||||||
|
.PartialResolveDisableInVCMask = true);
|
||||||
|
|
||||||
anv_batch_emit(&batch, GENX(MI_LOAD_REGISTER_IMM), lri) {
|
anv_batch_emit(&batch, GENX(MI_LOAD_REGISTER_IMM), lri) {
|
||||||
lri.RegisterOffset = GENX(CACHE_MODE_1_num);
|
lri.RegisterOffset = GENX(CACHE_MODE_1_num);
|
||||||
lri.DataDWord = cache_mode_1;
|
lri.DataDWord = cache_mode_1;
|
||||||
|
Reference in New Issue
Block a user