OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

anv: dynamic alpha to one enable

Browse Source 
This affects following packets:

  BLEND_STATE

Signed-off-by: Tapani Pälli <tapani.palli@intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/18879>
This commit is contained in:
Tapani Pälli
2022-09-04 19:16:17 +03:00
committed by Marge Bot
parent 9dc6bed9a1
commit ba645f1623
2 changed files with 8 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/intel/vulkan/genX_pipeline.c
View File

@@ -889,7 +889,6 @@ emit_cb_state(struct anv_graphics_pipeline *pipeline,
struct GENX(BLEND_STATE) blend_state = { struct GENX(BLEND_STATE) blend_state = {
.AlphaToCoverageEnable = ms && ms->alpha_to_coverage_enable, .AlphaToCoverageEnable = ms && ms->alpha_to_coverage_enable,
.AlphaToOneEnable = ms && ms->alpha_to_one_enable,
}; };
uint32_t surface_count = 0; uint32_t surface_count = 0;

10
src/intel/vulkan/gfx8_cmd_buffer.c
View File

@@ -520,7 +520,8 @@ genX(cmd_buffer_flush_dynamic_state)(struct anv_cmd_buffer *cmd_buffer)
if ((cmd_buffer->state.gfx.dirty & ANV_CMD_DIRTY_PIPELINE) || if ((cmd_buffer->state.gfx.dirty & ANV_CMD_DIRTY_PIPELINE) ||
BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_LOGIC_OP) || BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_LOGIC_OP) ||
BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_COLOR_WRITE_ENABLES) || BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_COLOR_WRITE_ENABLES) ||
BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_LOGIC_OP_ENABLE)) { BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_CB_LOGIC_OP_ENABLE) ||
BITSET_TEST(dyn->dirty, MESA_VK_DYNAMIC_MS_ALPHA_TO_ONE_ENABLE)) {
const uint8_t color_writes = dyn->cb.color_write_enables; const uint8_t color_writes = dyn->cb.color_write_enables;
const struct anv_cmd_graphics_state *state = &cmd_buffer->state.gfx; const struct anv_cmd_graphics_state *state = &cmd_buffer->state.gfx;
bool has_writeable_rt = bool has_writeable_rt =
@@ -546,7 +547,12 @@ genX(cmd_buffer_flush_dynamic_state)(struct anv_cmd_buffer *cmd_buffer)
uint32_t *dws = blend_dws; uint32_t *dws = blend_dws;
memset(blend_dws, 0, sizeof(blend_dws)); memset(blend_dws, 0, sizeof(blend_dws));
/* Skip this part */ struct GENX(BLEND_STATE) blend_state = {
.AlphaToOneEnable = dyn->ms.alpha_to_one_enable,
};
GENX(BLEND_STATE_pack)(NULL, dws, &blend_state);
/* Jump to blend entries. */
dws += GENX(BLEND_STATE_length); dws += GENX(BLEND_STATE_length);
for (uint32_t i = 0; i < MAX_RTS; i++) { for (uint32_t i = 0; i < MAX_RTS; i++) {