nvc0: enable 32 textures on kepler+
For fermi, this likely will require use of linked tsc mode. However on bindless architectures, we can have as many as we want. As it stands, the AUX_TEX_INFO has 32 teture handles reserved. Signed-off-by: Ilia Mirkin <imirkin@alum.mit.edu> Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
This commit is contained in:
@@ -197,7 +197,7 @@ struct nvc0_context {
|
||||
uint32_t textures_coherent[6];
|
||||
struct nv50_tsc_entry *samplers[6][PIPE_MAX_SAMPLERS];
|
||||
unsigned num_samplers[6];
|
||||
uint16_t samplers_dirty[6];
|
||||
uint32_t samplers_dirty[6];
|
||||
bool seamless_cube_map;
|
||||
|
||||
uint32_t tex_handles[6][PIPE_MAX_SAMPLERS]; /* for nve4 */
|
||||
|
@@ -369,9 +369,9 @@ nvc0_screen_get_shader_param(struct pipe_screen *pscreen, unsigned shader,
|
||||
case PIPE_SHADER_CAP_MAX_SHADER_BUFFERS:
|
||||
return NVC0_MAX_BUFFERS;
|
||||
case PIPE_SHADER_CAP_MAX_TEXTURE_SAMPLERS:
|
||||
return 16; /* would be 32 in linked (OpenGL-style) mode */
|
||||
return (class_3d >= NVE4_3D_CLASS) ? 32 : 16;
|
||||
case PIPE_SHADER_CAP_MAX_SAMPLER_VIEWS:
|
||||
return 16; /* XXX not sure if more are really safe */
|
||||
return (class_3d >= NVE4_3D_CLASS) ? 32 : 16;
|
||||
case PIPE_SHADER_CAP_MAX_UNROLL_ITERATIONS_HINT:
|
||||
return 32;
|
||||
case PIPE_SHADER_CAP_MAX_SHADER_IMAGES:
|
||||
|
Reference in New Issue
Block a user