i965: Add support for G41 chipset which is another 4 series.
This commit is contained in:
@@ -58,6 +58,7 @@
|
||||
#define PCI_CHIP_IGD_E_G 0x2E02
|
||||
#define PCI_CHIP_Q45_G 0x2E12
|
||||
#define PCI_CHIP_G45_G 0x2E22
|
||||
#define PCI_CHIP_G41_G 0x2E32
|
||||
|
||||
#define IS_MOBILE(devid) (devid == PCI_CHIP_I855_GM || \
|
||||
devid == PCI_CHIP_I915_GM || \
|
||||
@@ -70,7 +71,8 @@
|
||||
#define IS_GM45_GM(devid) (devid == PCI_CHIP_GM45_GM)
|
||||
#define IS_G4X(devid) (devid == PCI_CHIP_IGD_E_G || \
|
||||
devid == PCI_CHIP_Q45_G || \
|
||||
devid == PCI_CHIP_G45_G)
|
||||
devid == PCI_CHIP_G45_G || \
|
||||
devid == PCI_CHIP_G41_G)
|
||||
|
||||
#define IS_915(devid) (devid == PCI_CHIP_I915_G || \
|
||||
devid == PCI_CHIP_E7221_G || \
|
||||
|
@@ -179,6 +179,9 @@ intelGetString(GLcontext * ctx, GLenum name)
|
||||
case PCI_CHIP_Q45_G:
|
||||
chipset = "Intel(R) Q45/Q43";
|
||||
break;
|
||||
case PCI_CHIP_G41_G:
|
||||
chipset = "Intel(R) G41";
|
||||
break;
|
||||
default:
|
||||
chipset = "Unknown Intel Chipset";
|
||||
break;
|
||||
|
Reference in New Issue
Block a user