OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/fs/nir: Setup immediates based on type in i2b and f2b

Browse Source 
Reviewed-by: Samuel Iglesias Gonsálvez <siglesias@igalia.com>
This commit is contained in:
Jason Ekstrand
2017-11-02 18:30:04 -07:00
parent 1cb210f4bc
commit 9bb34892bf
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/intel/compiler/brw_fs_nir.cpp
View File

@@ -1125,12 +1125,13 @@ fs_visitor::nir_emit_alu(const fs_builder &bld, nir_alu_instr *instr)
if (instr->op == nir_op_f2b) { if (instr->op == nir_op_f2b) {
zero = vgrf(glsl_type::double_type); zero = vgrf(glsl_type::double_type);
tmp = vgrf(glsl_type::double_type); tmp = vgrf(glsl_type::double_type);
bld.MOV(zero, setup_imm_df(bld, 0.0));
} else { } else {
zero = vgrf(glsl_type::int64_t_type); zero = vgrf(glsl_type::int64_t_type);
tmp = vgrf(glsl_type::int64_t_type); tmp = vgrf(glsl_type::int64_t_type);
bld.MOV(zero, brw_imm_q(0));
} }
bld.MOV(zero, setup_imm_df(bld, 0.0));
/* A SIMD16 execution needs to be split in two instructions, so use /* A SIMD16 execution needs to be split in two instructions, so use
* a vgrf instead of the flag register as dst so instruction splitting * a vgrf instead of the flag register as dst so instruction splitting
* works * works