OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/perf: Do not add INTEL_PERF_QUERY_FIELD_TYPE_SRM_OA_PEC

Browse Source 
MI_REPORT_PERF_COUNT reports all 64 PEC counters, so there is no
need to read individual registers.
Also the individual registers reads privileged and UMDs can't access
it, causing it to always read as always zero and overwritting valid
data read with MI_REPORT_PERF_COUNT.

Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: José Roberto de Souza <jose.souza@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/29529>
This commit is contained in:
José Roberto de Souza
2024-07-01 07:38:18 -07:00
committed by Marge Bot
parent 7b5bf6dcca
commit 9b5ba06122
2 changed files with 0 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/intel/perf/intel_perf.c
View File

@@ -1505,11 +1505,6 @@ intel_perf_init_query_fields(struct intel_perf_config *perf_cfg,
add_query_register(perf_cfg, INTEL_PERF_QUERY_FIELD_TYPE_SRM_OA_C,
GFX12_OAG_PERF_C32(i), 4, i);
}
} else if (devinfo->verx10 >= 200) {
for (uint32_t i = 0; i < XE2_N_OAG_PERF_PEC; i++) {
add_query_register(perf_cfg, INTEL_PERF_QUERY_FIELD_TYPE_SRM_OA_PEC,
XE2_OAG_PERF_PEC(i), 8, i);
}
}
}
}

3
src/intel/perf/intel_perf_regs.h
View File

@@ -74,9 +74,6 @@
#define GFX125_OAG_PERF_A36 (0xdb20)
#define GFX125_OAG_PERF_A37 (0xdb28)
#define XE2_N_OAG_PERF_PEC 64
#define XE2_OAG_PERF_PEC(idx) (0x14200 + (idx) * 8)
/* Pipeline statistic counters */
#define IA_VERTICES_COUNT 0x2310
#define IA_PRIMITIVES_COUNT 0x2318