OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

amd: replace 0x028848 with the register definition

Browse Source 
Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer@amd.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/7264>
This commit is contained in:
Marek Olšák
2020-10-20 17:18:16 -04:00
parent e72b76b94b
commit 989cc76f0c
3 changed files with 7 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/amd/common/ac_shadowed_regs.c
View File

@@ -649,7 +649,7 @@ static const struct ac_reg_range Gfx103ContextShadowRange[] = {
},
{
R_02882C_PA_SU_PRIM_FILTER_CNTL,
0x028848 - R_02882C_PA_SU_PRIM_FILTER_CNTL + 4,
R_028848_PA_CL_VRS_CNTL - R_02882C_PA_SU_PRIM_FILTER_CNTL + 4,
},
{
R_028A00_PA_SU_POINT_SIZE,

4
src/amd/vulkan/si_cmd_buffer.c
View File

@@ -478,7 +478,9 @@ si_emit_graphics(struct radv_device *device,
if (physical_device->rad_info.chip_class >= GFX10_3) {
radeon_set_context_reg(cs, R_028750_SX_PS_DOWNCONVERT_CONTROL, 0xff);
radeon_set_context_reg(cs, 0x28848, 1 << 9); /* This fixes sample shading. */
/* This allows sample shading. */
radeon_set_context_reg(cs, R_028848_PA_CL_VRS_CNTL,
S_028848_SAMPLE_ITER_COMBINER_MODE(1));
}
if (physical_device->rad_info.chip_class == GFX10) {

4
src/gallium/drivers/radeonsi/si_state.c
View File

@@ -5358,7 +5358,9 @@ void si_init_cs_preamble_state(struct si_context *sctx, bool uses_reg_shadowing)
if (sctx->chip_class >= GFX10_3) {
si_pm4_set_reg(pm4, R_028750_SX_PS_DOWNCONVERT_CONTROL, 0xff);
si_pm4_set_reg(pm4, 0x28848, 1 << 9); /* This fixes sample shading. */
/* This allows sample shading. */
si_pm4_set_reg(pm4, R_028848_PA_CL_VRS_CNTL,
S_028848_SAMPLE_ITER_COMBINER_MODE(1));
}
sctx->cs_preamble_state = pm4;