radv: disable SINGLE clear codes to workaround a hw bug with DCC on GFX11
This fixes a very weird cache-related corruption with DCC on GFX11 due to a hw bug according to PAL. Cc: mesa-stable Closes: https://gitlab.freedesktop.org/mesa/mesa/-/issues/12932 Signed-off-by: Samuel Pitoiset <samuel.pitoiset@gmail.com> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/34790> (cherry picked from commit 1356d2004287354fdd959f495097ad6be4a34dcb)
This commit is contained in:

committed by
Eric Engestrom

parent
49d96917d5
commit
963b9fc2f3
@@ -664,7 +664,7 @@
|
||||
"description": "radv: disable SINGLE clear codes to workaround a hw bug with DCC on GFX11",
|
||||
"nominated": true,
|
||||
"nomination_type": 1,
|
||||
"resolution": 0,
|
||||
"resolution": 1,
|
||||
"main_sha": null,
|
||||
"because_sha": null,
|
||||
"notes": null
|
||||
|
@@ -915,6 +915,12 @@ radv_emit_graphics(struct radv_device *device, struct radeon_cmdbuf *cs)
|
||||
ac_pm4_set_reg(pm4, R_028000_DB_RENDER_CONTROL, 0);
|
||||
}
|
||||
|
||||
if (pdev->info.family >= CHIP_NAVI31 && pdev->info.family <= CHIP_GFX1150) {
|
||||
/* Disable SINGLE clear codes on GFX11 (including first GFX11.5 rev) to workaround a hw bug
|
||||
* with DCC. */
|
||||
ac_pm4_set_reg(pm4, R_028424_CB_FDCC_CONTROL, S_028424_DISABLE_CONSTANT_ENCODE_SINGLE(1));
|
||||
}
|
||||
|
||||
ac_pm4_finalize(pm4);
|
||||
radv_emit_pm4_commands(cs, pm4);
|
||||
ac_pm4_free_state(pm4);
|
||||
|
Reference in New Issue
Block a user