OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/compiler: Track latency/perf of LSC fences

Browse Source 
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Reviewed-by: Sagar Ghuge <sagar.ghuge@intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11759>
This commit is contained in:
Lionel Landwerlin
2021-05-25 11:31:10 +03:00
committed by Marge Bot
parent 48af341b36
commit 91dcbf1f56
2 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/intel/compiler/brw_ir_performance.cpp
View File

@@ -1106,6 +1106,7 @@ namespace {
10 /* XXX */, 100 /* XXX */, 0, 0,
0, 0);
case LSC_OP_FENCE:
case LSC_OP_ATOMIC_INC:
case LSC_OP_ATOMIC_DEC:
case LSC_OP_ATOMIC_LOAD:

1
src/intel/compiler/brw_schedule_instructions.cpp
View File

@@ -538,6 +538,7 @@ schedule_node::set_latency_gfx7(bool is_haswell)
case LSC_OP_STORE_CMASK:
latency = 300;
break;
case LSC_OP_FENCE:
case LSC_OP_ATOMIC_INC:
case LSC_OP_ATOMIC_DEC:
case LSC_OP_ATOMIC_LOAD: