OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/disasm: Disassemble JIP offset for while

Browse Source 
Signed-off-by: Sagar Ghuge <sagar.ghuge@intel.com>
Reviewed-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Matt Turner <mattst88@gmail.com>
This commit is contained in:
Sagar Ghuge
2019-03-27 17:07:01 -07:00
committed by Matt Turner
parent 9db616e8a2
commit 6c83a68ebc
1 changed files with 2 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/intel/compiler/brw_disasm.c
View File

@@ -1661,7 +1661,8 @@ brw_disassemble_inst(FILE *file, const struct gen_device_info *devinfo,
format(file, "Pop: %"PRIu64, brw_inst_gen4_pop_count(devinfo, inst)); format(file, "Pop: %"PRIu64, brw_inst_gen4_pop_count(devinfo, inst));
} else if (devinfo->gen < 6 && (opcode == BRW_OPCODE_IF || } else if (devinfo->gen < 6 && (opcode == BRW_OPCODE_IF ||
opcode == BRW_OPCODE_IFF || opcode == BRW_OPCODE_IFF ||
opcode == BRW_OPCODE_HALT)) { opcode == BRW_OPCODE_HALT ||
opcode == BRW_OPCODE_WHILE)) {
pad(file, 16); pad(file, 16);
format(file, "Jump: %d", brw_inst_gen4_jump_count(devinfo, inst)); format(file, "Jump: %d", brw_inst_gen4_jump_count(devinfo, inst));
} else if (devinfo->gen < 6 && opcode == BRW_OPCODE_ENDIF) { } else if (devinfo->gen < 6 && opcode == BRW_OPCODE_ENDIF) {