OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radeonsi: remove r600_pipe_common::screen

Browse Source 
Acked-by: Timothy Arceri <tarceri@itsqueeze.com>
This commit is contained in:
Marek Olšák
2018-04-01 19:03:10 -04:00
parent 321bd6c280
commit 5f77361d2e
6 changed files with 8 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/gallium/drivers/radeon/r600_pipe_common.h
View File

@@ -300,7 +300,6 @@ struct radeon_saved_cs {
struct r600_common_context {
struct pipe_context b; /* base class */
struct si_screen *screen;
struct radeon_winsys *ws;
struct radeon_winsys_ctx *ctx;
enum radeon_family family;

6
src/gallium/drivers/radeonsi/si_debug.c
View File

@@ -553,7 +553,7 @@ static void si_dump_bo_list(struct si_context *sctx,
for (i = 0; i < saved->bo_count; i++) {
/* Note: Buffer sizes are expected to be aligned to 4k by the winsys. */
const unsigned page_size = sctx->b.screen->info.gart_page_size;
const unsigned page_size = sctx->screen->info.gart_page_size;
uint64_t va = saved->bo_list[i].vm_address;
uint64_t size = saved->bo_list[i].bo_size;
bool hit = false;
@@ -599,14 +599,14 @@ static void si_dump_framebuffer(struct si_context *sctx, struct u_log_context *l
rtex = (struct r600_texture*)state->cbufs[i]->texture;
u_log_printf(log, COLOR_YELLOW "Color buffer %i:" COLOR_RESET "\n", i);
si_print_texture_info(sctx->b.screen, rtex, log);
si_print_texture_info(sctx->screen, rtex, log);
u_log_printf(log, "\n");
}
if (state->zsbuf) {
rtex = (struct r600_texture*)state->zsbuf->texture;
u_log_printf(log, COLOR_YELLOW "Depth-stencil buffer:" COLOR_RESET "\n");
si_print_texture_info(sctx->b.screen, rtex, log);
si_print_texture_info(sctx->screen, rtex, log);
u_log_printf(log, "\n");
}
}

2
src/gallium/drivers/radeonsi/si_fence.c
View File

@@ -95,7 +95,7 @@ void si_gfx_write_event_eop(struct si_context *ctx,
query_type != PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVE) {
struct r600_resource *scratch = ctx->b.eop_bug_scratch;
assert(16 * ctx->b.screen->info.num_render_backends <=
assert(16 * ctx->screen->info.num_render_backends <=
scratch->b.b.width0);
radeon_emit(cs, PKT3(PKT3_EVENT_WRITE, 2, 0));
radeon_emit(cs, EVENT_TYPE(EVENT_TYPE_ZPASS_DONE) | EVENT_INDEX(1));

4
src/gallium/drivers/radeonsi/si_gfx_cs.c
View File

@@ -43,7 +43,7 @@ void si_need_gfx_cs_space(struct si_context *ctx)
* that have been added (cs_add_buffer) and two counters in the pipe
* driver for those that haven't been added yet.
*/
if (unlikely(!radeon_cs_memory_below_limit(ctx->b.screen, ctx->b.gfx_cs,
if (unlikely(!radeon_cs_memory_below_limit(ctx->screen, ctx->b.gfx_cs,
ctx->b.vram, ctx->b.gtt))) {
ctx->b.gtt = 0;
ctx->b.vram = 0;
@@ -107,7 +107,7 @@ void si_flush_gfx_cs(struct si_context *ctx, unsigned flags,
SI_CONTEXT_PS_PARTIAL_FLUSH;
/* DRM 3.1.0 doesn't flush TC for VI correctly. */
if (ctx->b.chip_class == VI && ctx->b.screen->info.drm_minor <= 1)
if (ctx->b.chip_class == VI && ctx->screen->info.drm_minor <= 1)
ctx->b.flags |= SI_CONTEXT_INV_GLOBAL_L2 |
SI_CONTEXT_INV_VMEM_L1;

1
src/gallium/drivers/radeonsi/si_pipe.c
View File

@@ -348,7 +348,6 @@ static struct pipe_context *si_create_context(struct pipe_screen *screen,
slab_create_child(&sctx->b.pool_transfers, &sscreen->pool_transfers);
slab_create_child(&sctx->b.pool_transfers_unsync, &sscreen->pool_transfers);
sctx->b.screen = sscreen;
sctx->b.ws = sscreen->ws;
sctx->b.family = sscreen->info.family;
sctx->b.chip_class = sscreen->info.chip_class;

4
src/gallium/drivers/radeonsi/si_state_draw.c
View File

@@ -104,7 +104,7 @@ static void si_emit_derived_tess_state(struct si_context *sctx,
sctx->tcs_shader.cso ? sctx->tcs_shader.cso : sctx->tes_shader.cso;
unsigned tess_uses_primid = sctx->ia_multi_vgt_param_key.u.tess_uses_prim_id;
bool has_primid_instancing_bug = sctx->b.chip_class == SI &&
sctx->b.screen->info.max_se == 1;
sctx->screen->info.max_se == 1;
unsigned tes_sh_base = sctx->shader_pointers.sh_base[PIPE_SHADER_TESS_EVAL];
unsigned num_tcs_input_cp = info->vertices_per_patch;
unsigned num_tcs_output_cp, num_tcs_inputs, num_tcs_outputs;
@@ -1249,7 +1249,7 @@ void si_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *info)
}
/* Recompute and re-emit the texture resource states if needed. */
dirty_tex_counter = p_atomic_read(&sctx->b.screen->dirty_tex_counter);
dirty_tex_counter = p_atomic_read(&sctx->screen->dirty_tex_counter);
if (unlikely(dirty_tex_counter != sctx->b.last_dirty_tex_counter)) {
sctx->b.last_dirty_tex_counter = dirty_tex_counter;
sctx->framebuffer.dirty_cbufs |=