OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

agx: Implement scratch load/store

Browse Source 
Signed-off-by: Mary Guillemard <mary@mary.zone>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/26056>
This commit is contained in:
Mary Guillemard
2023-11-01 21:36:43 +01:00
committed by Marge Bot
parent c15115de6b
commit 588fd6dfd6
1 changed files with 31 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
src/asahi/compiler/agx_compile.c
View File

@@ -804,6 +804,29 @@ agx_emit_local_store(agx_builder *b, nir_intrinsic_instr *instr)
agx_local_store(b, value, base, index, format, mask);
}
static void
agx_emit_load_scratch(agx_builder *b, agx_index dst, nir_intrinsic_instr *instr)
{
agx_index offset = agx_src_index(&instr->src[0]);
enum agx_format format = format_for_bitsize(instr->def.bit_size);
unsigned nr = instr->def.num_components;
unsigned mask = BITFIELD_MASK(nr);
agx_stack_load_to(b, dst, offset, format, mask);
agx_emit_cached_split(b, dst, nr);
}
static void
agx_emit_store_scratch(agx_builder *b, nir_intrinsic_instr *instr)
{
agx_index value = agx_recollect_vector(b, instr->src[0]);
agx_index offset = agx_src_index(&instr->src[1]);
enum agx_format format = format_for_bitsize(nir_src_bit_size(instr->src[0]));
unsigned mask = BITFIELD_MASK(nir_src_num_components(instr->src[0]));
agx_stack_store(b, value, offset, format, mask);
}
/*
* In the hardware, bindless texture sources are specified as a 64-bit uniform
* base address summed with a 32-bit register index. In NIR, we model this as a
@@ -1241,6 +1264,14 @@ agx_emit_intrinsic(agx_builder *b, nir_intrinsic_instr *instr)
return agx_stack_unmap_to(b, dst, nir_src_as_uint(instr->src[0]));
}
case nir_intrinsic_load_scratch:
agx_emit_load_scratch(b, dst, instr);
return NULL;
case nir_intrinsic_store_scratch:
agx_emit_store_scratch(b, instr);
return NULL;
case nir_intrinsic_load_barycentric_sample:
case nir_intrinsic_load_sample_id:
case nir_intrinsic_load_sample_pos: