OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radv: Set parameter cache oversubscription according to the PC lines.

Browse Source 
This matches how RadeonSI also sets this register.

Signed-off-by: Timur Kristóf <timur.kristof@gmail.com>
Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11711>
This commit is contained in:
Timur Kristóf
2021-06-08 12:25:36 +02:00
parent 32fafa43ae
commit 4fcb7e96b8
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/amd/vulkan/si_cmd_buffer.c
View File

@@ -496,10 +496,10 @@ si_emit_graphics(struct radv_device *device, struct radeon_cmdbuf *cs)
radeon_emit(cs, EVENT_TYPE(V_028A90_SQ_NON_EVENT) | EVENT_INDEX(0));
}
/* TODO: For culling, replace 128 with 256. */
/* When culling is enabled, this will be overwritten accordingly */
radeon_set_uconfig_reg(cs, R_030980_GE_PC_ALLOC,
S_030980_OVERSUB_EN(physical_device->rad_info.use_late_alloc) |
S_030980_NUM_PC_LINES(128 * physical_device->rad_info.max_se - 1));
S_030980_NUM_PC_LINES(physical_device->rad_info.pc_lines / 4 - 1));
}
if (physical_device->rad_info.chip_class >= GFX9) {