OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

radv: implement is_sparse_texels_resident and sparse_residency_code_and

Browse Source 
Signed-off-by: Rhys Perry <pendingchaos02@gmail.com>
Reviewed-by: Daniel Schürmann <daniel@schuermann.dev>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/7775>
This commit is contained in:
Rhys Perry
2020-12-09 15:47:00 +00:00
committed by Marge Bot
parent 6d5e26752c
commit 4c67423e99
1 changed files with 14 additions and 8 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
src/amd/vulkan/radv_shader.c
View File

@@ -312,7 +312,7 @@ static void radv_compiler_debug(void *private_data,
} }
static bool static bool
lower_load_vulkan_descriptor(nir_shader *nir) lower_intrinsics(nir_shader *nir)
{ {
nir_function_impl *entry = nir_shader_get_entrypoint(nir); nir_function_impl *entry = nir_shader_get_entrypoint(nir);
bool progress = false; bool progress = false;
@@ -326,14 +326,20 @@ lower_load_vulkan_descriptor(nir_shader *nir)
continue; continue;
nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr);
if (intrin->intrinsic != nir_intrinsic_load_vulkan_descriptor)
continue;
b.cursor = nir_before_instr(&intrin->instr); b.cursor = nir_before_instr(&intrin->instr);
nir_ssa_def *def = nir_vec2(&b, nir_ssa_def *def = NULL;
nir_channel(&b, intrin->src[0].ssa, 0), if (intrin->intrinsic == nir_intrinsic_load_vulkan_descriptor) {
nir_imm_int(&b, 0)); def = nir_vec2(&b, nir_channel(&b, intrin->src[0].ssa, 0),
nir_imm_int(&b, 0));
} else if (intrin->intrinsic == nir_intrinsic_is_sparse_texels_resident) {
def = nir_ieq_imm(&b, intrin->src[0].ssa, 0);
} else if (intrin->intrinsic == nir_intrinsic_sparse_residency_code_and) {
def = nir_ior(&b, intrin->src[0].ssa, intrin->src[1].ssa);
} else {
continue;
}
nir_ssa_def_rewrite_uses(&intrin->dest.ssa, nir_ssa_def_rewrite_uses(&intrin->dest.ssa,
nir_src_for_ssa(def)); nir_src_for_ssa(def));
@@ -630,7 +636,7 @@ radv_shader_compile_to_nir(struct radv_device *device,
nir_var_mem_ubo | nir_var_mem_ssbo, nir_var_mem_ubo | nir_var_mem_ssbo,
nir_address_format_32bit_index_offset); nir_address_format_32bit_index_offset);
NIR_PASS_V(nir, lower_load_vulkan_descriptor); NIR_PASS_V(nir, lower_intrinsics);
/* Lower deref operations for compute shared memory. */ /* Lower deref operations for compute shared memory. */
if (nir->info.stage == MESA_SHADER_COMPUTE) { if (nir->info.stage == MESA_SHADER_COMPUTE) {