OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

i965/cnl: Add l3 configuration for Cannonlake

Browse Source 
V2 (Anuj):
Squash the changes in one patch rebase on master.
Address the review comments made by Francisco Jerez.
Do the URB allocation per slice (not per bank).

V3 (Anuj):
Update the comment.
Format the table as other l3 config tables.

Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Francisco Jerez <currojerez@riseup.net>
---
V1 was sent out with the heading:
"i965/cnl: Properly handle l3 configuration"
This commit is contained in:
Ben Widawsky
2017-05-01 10:07:47 -07:00
committed by Anuj Phogat
parent 1024dad4d9
commit 3e1055591b
1 changed files with 20 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

21
src/intel/common/gen_l3_config.c
View File

@@ -115,6 +115,23 @@ static const struct gen_l3_config bxt_2x6_l3_configs[] = {
{{ 0 }}
};
/**
* CNL validated L3 configurations. \sa ivb_l3_configs.
*/
static const struct gen_l3_config cnl_l3_configs[] = {
/* SLM URB ALL DC RO IS C T */
{{ 0, 64, 64, 0, 0, 0, 0, 0 }},
{{ 0, 64, 0, 16, 48, 0, 0, 0 }},
{{ 0, 48, 0, 16, 64, 0, 0, 0 }},
{{ 0, 32, 0, 0, 96, 0, 0, 0 }},
{{ 0, 32, 96, 0, 0, 0, 0, 0 }},
{{ 0, 32, 0, 16, 80, 0, 0, 0 }},
{{ 32, 16, 80, 0, 0, 0, 0, 0 }},
{{ 32, 16, 0, 64, 16, 0, 0, 0 }},
{{ 32, 0, 96, 0, 0, 0, 0, 0 }},
{{ 0 }}
};
/**
* Return a zero-terminated array of validated L3 configurations for the
* specified device.
@@ -130,11 +147,13 @@ get_l3_configs(const struct gen_device_info *devinfo)
return (devinfo->is_cherryview ? chv_l3_configs : bdw_l3_configs);
case 9:
case 10:
if (devinfo->l3_banks == 1)
return bxt_2x6_l3_configs;
return chv_l3_configs;
case 10:
return cnl_l3_configs;
default:
unreachable("Not implemented");
}