OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel: Make renderbuffer tiling choice match texture tiling choice.

Browse Source 
There really shouldn't be any difference between the two for us.
Fixes a bug where Z16 renderbuffers would be untiled on gen6, likely
leading to hangs.
This commit is contained in:
Eric Anholt
2011-01-07 18:18:50 -08:00
parent 8f593597fc
commit 29c4f95cbc
1 changed files with 8 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
src/mesa/drivers/dri/intel/intel_fbo.c
View File

@@ -145,10 +145,15 @@ intel_alloc_renderbuffer_storage(struct gl_context * ctx, struct gl_renderbuffer
DBG("Allocating %d x %d Intel RBO\n", width, height); DBG("Allocating %d x %d Intel RBO\n", width, height);
tiling = I915_TILING_NONE; tiling = I915_TILING_NONE;
if (intel->use_texture_tiling) {
GLenum base_format = _mesa_get_format_base_format(rb->Format);
/* Gen6 requires depth must be tiling */ if (intel->gen >= 4 && (base_format == GL_DEPTH_COMPONENT ||
if (intel->gen >= 6 && rb->Format == MESA_FORMAT_S8_Z24) base_format == GL_DEPTH_STENCIL))
tiling = I915_TILING_Y; tiling = I915_TILING_Y;
else
tiling = I915_TILING_X;
}
irb->region = intel_region_alloc(intel->intelScreen, tiling, cpp, irb->region = intel_region_alloc(intel->intelScreen, tiling, cpp,
width, height, GL_TRUE); width, height, GL_TRUE);