intel: Rename Genx keyword to Gfxx
Commands used to do the changes: export SEARCH_PATH="src/intel src/gallium/drivers/iris src/mesa/drivers/dri/i965" grep -E "Gen[[:digit:]]+" -rIl $SEARCH_PATH | xargs sed -ie "s/Gen\([[:digit:]]\+\)/Gfx\1/g" Exclude changes in src/intel/perf/oa-*.xml: find src/intel/perf -type f \( -name "*.xml" \) | xargs sed -ie "s/Gfx/Gen/g" Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org> Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/9936>
This commit is contained in:
@@ -292,9 +292,9 @@ invalid_values(const struct gen_device_info *devinfo, const brw_inst *inst)
|
||||
|
||||
if (num_sources == 3) {
|
||||
/* Nothing to test:
|
||||
* No 3-src instructions on Gen4-5
|
||||
* No reg file bits on Gen6-10 (align16)
|
||||
* No invalid encodings on Gen10-12 (align1)
|
||||
* No 3-src instructions on Gfx4-5
|
||||
* No reg file bits on Gfx6-10 (align16)
|
||||
* No invalid encodings on Gfx10-12 (align1)
|
||||
*/
|
||||
} else {
|
||||
if (devinfo->ver > 6) {
|
||||
@@ -1873,7 +1873,7 @@ special_requirements_for_handling_double_precision_data_types(
|
||||
* If Align16 is required for an operation with QW destination and non-QW
|
||||
* source datatypes, the execution size cannot exceed 2.
|
||||
*
|
||||
* We assume that the restriction applies to all Gen8+ parts.
|
||||
* We assume that the restriction applies to all Gfx8+ parts.
|
||||
*/
|
||||
if (devinfo->ver >= 8) {
|
||||
enum brw_reg_type src0_type = brw_inst_src0_type(devinfo, inst);
|
||||
|
Reference in New Issue
Block a user