OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

i965: Add BRW_REGISTER_TYPE_DF.

Browse Source 
Ivybridge, Baytrail, and Haswell support double float register types,
but do not support them as immediate values.

Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Reviewed-by: Eric Anholt <eric@anholt.net>
This commit is contained in:
Kenneth Graunke
2013-12-10 01:49:18 -08:00
parent 54e91e7420
commit 15b9aa22d7
3 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/mesa/drivers/dri/i965/brw_defines.h
View File

@@ -990,6 +990,7 @@ operator|(brw_urb_write_flags x, brw_urb_write_flags y)
#define BRW_HW_REG_NON_IMM_TYPE_UB 4 #define BRW_HW_REG_NON_IMM_TYPE_UB 4
#define BRW_HW_REG_NON_IMM_TYPE_B 5 #define BRW_HW_REG_NON_IMM_TYPE_B 5
#define GEN7_HW_REG_NON_IMM_TYPE_DF 6
#define BRW_HW_REG_IMM_TYPE_UV 4 /* Gen6+ packed unsigned immediate vector */ #define BRW_HW_REG_IMM_TYPE_UV 4 /* Gen6+ packed unsigned immediate vector */
#define BRW_HW_REG_IMM_TYPE_VF 5 /* packed float immediate vector */ #define BRW_HW_REG_IMM_TYPE_VF 5 /* packed float immediate vector */

3
src/mesa/drivers/dri/i965/brw_eu_emit.c
View File

@@ -122,6 +122,7 @@ brw_reg_type_to_hw_type(const struct brw_context *brw,
[BRW_REGISTER_TYPE_UV] = BRW_HW_REG_IMM_TYPE_UV, [BRW_REGISTER_TYPE_UV] = BRW_HW_REG_IMM_TYPE_UV,
[BRW_REGISTER_TYPE_VF] = BRW_HW_REG_IMM_TYPE_VF, [BRW_REGISTER_TYPE_VF] = BRW_HW_REG_IMM_TYPE_VF,
[BRW_REGISTER_TYPE_V] = BRW_HW_REG_IMM_TYPE_V, [BRW_REGISTER_TYPE_V] = BRW_HW_REG_IMM_TYPE_V,
[BRW_REGISTER_TYPE_DF] = -1,
}; };
assert(type < ARRAY_SIZE(imm_hw_types)); assert(type < ARRAY_SIZE(imm_hw_types));
assert(imm_hw_types[type] != -1); assert(imm_hw_types[type] != -1);
@@ -139,9 +140,11 @@ brw_reg_type_to_hw_type(const struct brw_context *brw,
[BRW_REGISTER_TYPE_UV] = -1, [BRW_REGISTER_TYPE_UV] = -1,
[BRW_REGISTER_TYPE_VF] = -1, [BRW_REGISTER_TYPE_VF] = -1,
[BRW_REGISTER_TYPE_V] = -1, [BRW_REGISTER_TYPE_V] = -1,
[BRW_REGISTER_TYPE_DF] = GEN7_HW_REG_NON_IMM_TYPE_DF,
}; };
assert(type < ARRAY_SIZE(hw_types)); assert(type < ARRAY_SIZE(hw_types));
assert(hw_types[type] != -1); assert(hw_types[type] != -1);
assert(brw->gen >= 7 || type < BRW_REGISTER_TYPE_DF);
return hw_types[type]; return hw_types[type];
} }
} }

2
src/mesa/drivers/dri/i965/brw_reg.h
View File

@@ -105,6 +105,8 @@ enum brw_reg_type {
BRW_REGISTER_TYPE_V, BRW_REGISTER_TYPE_V,
BRW_REGISTER_TYPE_VF, BRW_REGISTER_TYPE_VF,
/** @} */ /** @} */
BRW_REGISTER_TYPE_DF, /* Gen7+ (no immediates until Gen8+) */
}; };
unsigned brw_reg_type_to_hw_type(const struct brw_context *brw, unsigned brw_reg_type_to_hw_type(const struct brw_context *brw,