freedreno/turnip: Update GRAS_LAYER_CNTL to GRAS_MAX_LAYER_INDEX

After some experimentation, I believe that GRAS_LAYER_CNTL is
actually just a count register storing the number of layers in the
render target. While debugging cube_array geometry tests, I noticed
that the blob was setting an unknown 0x8 to LAYER_CNTL, so I checked
the value of LAYER_CNTL for various layer sizes:

1: LAYER_CNTL=0
2: LAYER_CNTL=1
3: LAYER_CNTL=2
4: LAYER_CNTL=3
9: LAYER_CNTL=8
256: LAYER_CNTL=255
2000: LAYER_CNTL=1999

Seems like this register just stores a count of the largest layer
that can be written to via gl_Layer. This commit updates the reg
docs, freedreno's gs implementation, and turnip's gs implementation.

Fixes dEQP-VK.geometry.layered.cube_array.*

Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/4541>
This commit is contained in:
Brian Ho
2020-04-13 15:30:31 -07:00
committed by Marge Bot
parent c2399e9574
commit 13ce637f1b
3 changed files with 6 additions and 23 deletions

View File

@@ -1848,10 +1848,8 @@ to upconvert to 32b float internally?
<value value="0x3" name="LAYER_2D_ARRAY"/> <value value="0x3" name="LAYER_2D_ARRAY"/>
</enum> </enum>
<reg32 offset="0x8004" name="GRAS_LAYER_CNTL"> <!-- index of highest layer that can be written to via gl_Layer -->
<bitfield name="LAYERED" pos="0" type="boolean"/> <reg32 offset="0x8004" name="GRAS_MAX_LAYER_INDEX" type="uint"/>
<bitfield name="TYPE" low="1" high="2" type="a6xx_layer_type"/>
</reg32>
<reg32 offset="0x8005" name="GRAS_CNTL"> <reg32 offset="0x8005" name="GRAS_CNTL">
<!-- see also RB_RENDER_CONTROL0 --> <!-- see also RB_RENDER_CONTROL0 -->

View File

@@ -489,10 +489,7 @@ tu6_emit_mrt(struct tu_cmd_buffer *cmd,
.rt6 = mrt_comp[6], .rt6 = mrt_comp[6],
.rt7 = mrt_comp[7])); .rt7 = mrt_comp[7]));
// XXX: We probably can't hardcode LAYER_CNTL_TYPE. tu_cs_emit_regs(cs, A6XX_GRAS_MAX_LAYER_INDEX(fb->layers - 1));
tu_cs_emit_regs(cs,
A6XX_GRAS_LAYER_CNTL(.layered = fb->layers > 1,
.type = LAYER_2D_ARRAY));
} }
void void

View File

@@ -77,8 +77,7 @@ emit_mrt(struct fd_ringbuffer *ring, struct pipe_framebuffer_state *pfb,
unsigned srgb_cntl = 0; unsigned srgb_cntl = 0;
unsigned i; unsigned i;
bool layered = false; unsigned max_layer_index = 0;
unsigned type = 0;
for (i = 0; i < pfb->nr_cbufs; i++) { for (i = 0; i < pfb->nr_cbufs; i++) {
enum a6xx_format format = 0; enum a6xx_format format = 0;
@@ -117,18 +116,7 @@ emit_mrt(struct fd_ringbuffer *ring, struct pipe_framebuffer_state *pfb,
swap = fd6_resource_swap(rsc, pformat); swap = fd6_resource_swap(rsc, pformat);
tile_mode = fd_resource_tile_mode(psurf->texture, psurf->u.tex.level); tile_mode = fd_resource_tile_mode(psurf->texture, psurf->u.tex.level);
max_layer_index = psurf->u.tex.last_layer - psurf->u.tex.first_layer;
if (psurf->u.tex.first_layer < psurf->u.tex.last_layer) {
layered = true;
if (psurf->texture->target == PIPE_TEXTURE_2D_ARRAY && psurf->texture->nr_samples > 0)
type = LAYER_MULTISAMPLE_ARRAY;
else if (psurf->texture->target == PIPE_TEXTURE_2D_ARRAY)
type = LAYER_2D_ARRAY;
else if (psurf->texture->target == PIPE_TEXTURE_CUBE)
type = LAYER_CUBEMAP;
else if (psurf->texture->target == PIPE_TEXTURE_3D)
type = LAYER_3D;
}
debug_assert((offset + slice->size0) <= fd_bo_size(rsc->bo)); debug_assert((offset + slice->size0) <= fd_bo_size(rsc->bo));
@@ -174,7 +162,7 @@ emit_mrt(struct fd_ringbuffer *ring, struct pipe_framebuffer_state *pfb,
.rt6 = mrt_comp[6], .rt6 = mrt_comp[6],
.rt7 = mrt_comp[7])); .rt7 = mrt_comp[7]));
OUT_REG(ring, A6XX_GRAS_LAYER_CNTL(.layered = layered, .type = type)); OUT_REG(ring, A6XX_GRAS_MAX_LAYER_INDEX(max_layer_index));
} }
static void static void