OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

anv/icl: Set Error Detection Behavior Control Bit in L3CNTLREG

Browse Source 
The default setting of this bit is not the desirable behavior.
WA_1406697149

Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
This commit is contained in:
Anuj Phogat
2018-10-12 14:12:50 -07:00
parent b3d6937fb0
commit 13c955182f
2 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
src/intel/genxml/gen11.xml
View File

@@ -3546,6 +3546,7 @@
<register name="L3CNTLREG" length="1" num="0x7034"> <register name="L3CNTLREG" length="1" num="0x7034">
<field name="SLM Enable" start="0" end="0" type="uint"/> <field name="SLM Enable" start="0" end="0" type="uint"/>
<field name="URB Allocation" start="1" end="7" type="uint"/> <field name="URB Allocation" start="1" end="7" type="uint"/>
<field name="Error Detection Behavior Control" start="9" end="9" type="bool"/>
<field name="RO Allocation" start="11" end="17" type="uint"/> <field name="RO Allocation" start="11" end="17" type="uint"/>
<field name="DC Allocation" start="18" end="24" type="uint"/> <field name="DC Allocation" start="18" end="24" type="uint"/>
<field name="All Allocation" start="25" end="31" type="uint"/> <field name="All Allocation" start="25" end="31" type="uint"/>

7
src/intel/vulkan/genX_cmd_buffer.c
View File

@@ -1617,6 +1617,13 @@ genX(cmd_buffer_config_l3)(struct anv_cmd_buffer *cmd_buffer,
uint32_t l3cr; uint32_t l3cr;
anv_pack_struct(&l3cr, GENX(L3CNTLREG), anv_pack_struct(&l3cr, GENX(L3CNTLREG),
.SLMEnable = has_slm, .SLMEnable = has_slm,
#if GEN_GEN == 11
/* WA_1406697149: Bit 9 "Error Detection Behavior Control" must be set
* in L3CNTLREG register. The default setting of the bit is not the
* desirable behavior.
*/
.ErrorDetectionBehaviorControl = true,
#endif
.URBAllocation = cfg->n[GEN_L3P_URB], .URBAllocation = cfg->n[GEN_L3P_URB],
.ROAllocation = cfg->n[GEN_L3P_RO], .ROAllocation = cfg->n[GEN_L3P_RO],
.DCAllocation = cfg->n[GEN_L3P_DC], .DCAllocation = cfg->n[GEN_L3P_DC],