OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel/compiler: Add instruction compaction support on Gen12

Browse Source 
Reviewed-by: Caio Marcelo de Oliveira Filho <caio.oliveira@intel.com>
This commit is contained in:
Matt Turner
2019-09-09 13:01:06 -07:00
parent c8fbc8823f
commit 12d3b11908
2 changed files with 867 additions and 183 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1038
src/intel/compiler/brw_eu_compact.c
View File

File diff suppressed because it is too large Load Diff

12
src/intel/compiler/brw_inst.h
View File

@@ -1397,6 +1397,18 @@ FC(swsb, /* 4+ */ -1, -1, /* 12+ */ 15, 8, devinfo->gen >= 12)
F(debug_control, /* 4+ */ 7, 7, /* 12+ */ 7, 7)
F(hw_opcode, /* 4+ */ 6, 0, /* 12+ */ 6, 0) /* Same location as brw_inst */
static inline unsigned
brw_compact_inst_imm(const struct gen_device_info *devinfo,
const brw_compact_inst *inst)
{
if (devinfo->gen >= 12) {
return brw_compact_inst_bits(inst, 63, 52);
} else {
return (brw_compact_inst_bits(inst, 39, 35) << 8) |
(brw_compact_inst_bits(inst, 63, 56));
}
}
/**
* (Gen8+) Compacted three-source instructions:
* @{