OpenHarmony/third_party_mesa3d
2
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

intel: Rename gens keyword to gfx_vers

Browse Source 
export SEARCH_PATH="src/intel src/gallium/drivers/iris src/mesa/drivers/dri/i965
grep -E "gens" -rIl src/intel/compiler | xargs sed -ie "s/gens/gfx_vers/g"
Exclude changes to few comments.

Signed-off-by: Anuj Phogat <anuj.phogat@gmail.com>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/10241>
This commit is contained in:
Anuj Phogat
2021-04-06 14:35:53 -07:00
committed by Marge Bot
parent ea13901354
commit 0d66f0a2ee
3 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
src/intel/compiler/brw_eu.cpp
View File

@@ -589,7 +589,7 @@ brw_disassemble(const struct intel_device_info *devinfo,
} }
static const struct opcode_desc opcode_descs[] = { static const struct opcode_desc opcode_descs[] = {
/* IR, HW, name, nsrc, ndst, gens */ /* IR, HW, name, nsrc, ndst, gfx_vers */
{ BRW_OPCODE_ILLEGAL, 0, "illegal", 0, 0, GFX_ALL }, { BRW_OPCODE_ILLEGAL, 0, "illegal", 0, 0, GFX_ALL },
{ BRW_OPCODE_SYNC, 1, "sync", 1, 0, GFX_GE(GFX12) }, { BRW_OPCODE_SYNC, 1, "sync", 1, 0, GFX_GE(GFX12) },
{ BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) }, { BRW_OPCODE_MOV, 1, "mov", 1, 1, GFX_LT(GFX12) },
@@ -721,7 +721,7 @@ lookup_opcode_desc(gfx_ver *index_gen,
index_descs[l] = NULL; index_descs[l] = NULL;
for (unsigned i = 0; i < ARRAY_SIZE(opcode_descs); i++) { for (unsigned i = 0; i < ARRAY_SIZE(opcode_descs); i++) {
if (opcode_descs[i].gens & *index_gen) { if (opcode_descs[i].gfx_vers & *index_gen) {
const unsigned l = opcode_descs[i].*key; const unsigned l = opcode_descs[i].*key;
assert(l < index_size && !index_descs[l]); assert(l < index_size && !index_descs[l]);
index_descs[l] = &opcode_descs[i]; index_descs[l] = &opcode_descs[i];

2
src/intel/compiler/brw_eu.h
View File

@@ -1452,7 +1452,7 @@ struct opcode_desc {
const char *name; const char *name;
int nsrc; int nsrc;
int ndst; int ndst;
int gens; int gfx_vers;
}; };
const struct opcode_desc * const struct opcode_desc *

4
src/intel/compiler/test_eu_compact.cpp
View File

@@ -271,7 +271,7 @@ gen_f0_1_MOV_GRF_GRF(struct brw_codegen *p)
struct { struct {
void (*func)(struct brw_codegen *p); void (*func)(struct brw_codegen *p);
int gens; int gfx_vers;
} tests[] = { } tests[] = {
{ gen_MOV_GRF_GRF, GFX_ALL }, { gen_MOV_GRF_GRF, GFX_ALL },
{ gen_ADD_GRF_GRF_GRF, GFX_ALL }, { gen_ADD_GRF_GRF_GRF, GFX_ALL },
@@ -290,7 +290,7 @@ run_tests(const struct intel_device_info *devinfo)
bool fail = false; bool fail = false;
for (unsigned i = 0; i < ARRAY_SIZE(tests); i++) { for (unsigned i = 0; i < ARRAY_SIZE(tests); i++) {
if ((tests[i].gens & gfx_ver_from_devinfo(devinfo)) == 0) if ((tests[i].gfx_vers & gfx_ver_from_devinfo(devinfo)) == 0)
continue; continue;
for (int align_16 = 0; align_16 <= 1; align_16++) { for (int align_16 = 0; align_16 <= 1; align_16++) {